We report the first demonstration of In 0.7 Ga 0.3 As N-MOSFETs with in situ doped raised source/drain (S/D) regions. The raised S/D structures were fabricated by selective MOCVD grown of InGaAs layer after SiN spacer formation. In situ SiH 4 doping was also introduced to boost the N-type doping concentration. By using the new S/D architecture, a ~30% reduction in series resistance R S can be obtained, leading to enhancement in I Dsat of the In 0.7 Ga 0.3 As NMOSFETs. In this paper, we report the demonstration of raised S/D structures with in situ doping for In 0.7 Ga 0.3 As N-MOSFET. Significant series resistance reduction and drive current improvement were demonstrated.
INTRODUCTION
High mobility III-V compound semiconductors are attractive candidates to replace strained Si channel for future high performance logic applications [1] - [4] . Recent research on III-V MOSFETs has focused on gate stack and interface engineering, with very promising results obtained [5] - [8] . To harness the full potential of III-V MOSFETs, S/D engineering is an important direction. In 0.53 Ga 0.47 As channel N-MOSFETs with in situ doped S/D [2] and GaAs FETs with the first self-aligned metallization technology for III-V MOSFETs were recently demonstrated [9] . Significant reduction in series resistance was achieved.
In this paper, we report the demonstration of raised S/D structures with in situ doping for In 0.7 Ga 0.3 As N-MOSFET. Significant series resistance reduction and drive current improvement were demonstrated.
DEVICE DESIGN AND FABRICATION
The process flow for device fabrication is illustrated in Fig. 1 . The cross-sectional TEM image in Fig. 2(a) shows a completed In 0.7 Ga 0.3 As channel N-MOSFET with the raised In 0.53 Ga 0.47 As S/D structures, and the high-resolution TEM image in Fig. 2(b Fig. 3 confirms the composition and high crystal quality of the InGaAs epilayers. After pre-gate cleaning in HCl, NH 4 OH, and (NH 4 ) 2 S, the samples were quickly loaded into a multiple-chamber MOCVD gate cluster system for interface engineering and HfAlO deposition [10] . Post-gate dielectric deposition anneal (PDA) at 500 º C for 60 s were performed prior reactive sputter deposition of TaN. 70 nm of PECVD SiO 2 was also deposited to cover the top surface of TaN gate electrode for selective epitaxy. After gate definition, S/D regions were formed after implantation and dopant activation. SiON spacer was also integrated to cover the side wall of the gate stack for subsequent selective MOCVD epitaxy process to form the raised S/D structures.
The MOCVD process was conducted at 635 º C and chamber pressure of 75 Torr. Trimethylgallium (TMGa), tertiarybutylarsine (TBA), and trimethylindium (TMIn) were employed as the precursors. Flow rates for TMGa, TBA and TMIn were 16 sccm, 60 sccm and 130 sccm, respectively. SiH 4 was used to achieve in situ N-type doping of 5×10 19 cm -3 . The MOCVD process was skipped in the control devices. Finally, PdGe ohmic contacts were integrated to complete the device fabrication.
RESULTS AND DISCUSSION Identical EOT of 6.8 nm was found in both devices, as shown in inversion C-V characteristics (Fig. 4) . The total resistance R Total versus V G curves in Fig. 8 examine the total resistance at high gate overdrive, at which the R S dominates at low channel resistance. Using the extraction method proposed by [11] , the R S of raised S/D device and control were extracted to be 3.1 kΩ•µm and 3.9 kΩ•µm, respectively. Fig. 9 shows the cumulative distribution of series resistance. The statistical result shows ~30% reduction in the median R S . I Dsat enhancement of ~30% at a fixed I OFF of 10 -6 A/μm was achieved by using this new S/D engineering approach, as illustrated in Fig. 10 . Fig. 11 benchmarks the normalized peak G m of In 0.7 Ga 0.3 As devices with in situ doped raised S/D structure in this work with our previous work [2] . G m was normalized with C ox to account for the difference in EOT. Higher normalized peak G m was achieved here due to higher indium composition of 70% in the channel for improved electron mobility. CONCLUSION Raised S/D structure with in situ doping process was demonstrated for the first time in In 0.7 Ga 0.3 As MOSFETs. Significant R S reduction was achieved, leading to very substantial I Dsat enhancement. This new S/D engineering approach is promising for R S reduction in III-V MOSFETs. LG. In0.7Ga0.3As channel devices with raised S/D show higher normalized peak Gm.
